1. Overview of X7083/X7043/X7023

1-1 Introduction

X7083/X7043/X7023 is an LSI that generates a pulse for controlling the speed and positioning of pulse train input-type servo motors and stepping motors. X7083 enables 8-axis control, X7043 enables 4-axis control, X7023 enables 2-axis control.

This unit is comprised of an S-shaped or linear acceleration/deceleration pulse generator, a linear interpolation divider, an automatic deceleration point calculator based on trapezoidal or triangular drive, multi-counter and encoder inputs that can be used as the current position counter or deviation counter, a return-to-origin sensor interface, a limit sensor interface, a servo drive interface, an 8-bit general-purpose input, and an 8-bit generalpurpose output.

Since X7083/X7043/X7023 provides an interface with a host CPU, it can be used as a peripheral LSI.

1-2 Features

CPU interface

Applicable microcomputers: 80 series, 68 series, etc.

Address occupancy: 6 bits (64 bytes) for X7083, 5 bits (32 bytes) for X7043, and

4 bits (16 bytes) for X7023

Data bit width: 8 bits

Drive commands

Index drive:

Continuous pulse drive: Return-to-origin drive: Sensor positioning drive:

Drive modes

Acceleration/deceleration mode: S-shaped (sine, parabolic), linear

Deceleration start point: Automatic calculation, manual setting, offset setting

Synchronization mode: Multi-axis linear interpolation, sync start

Encoder counter

Number of counters: 2

Bit length: 24 bits/32 bits switchable

Count inputs: Internal pulse only, external-input pulses only, Internal pulse

and external-input pulses

Encoder converter inputs

Number of channels: 1 channel

Input format: 2-clock, 2-phase clock with 90° phase error

1/2/4 multiplication Multiplication:

Comparator

Bit length:

Comparison targets: Register and counter, counter and counter

= , > Comparison methods:

Comparison output: 1 point (= or >), only for X7043 and X7023

I/O

X7083, X7043 and X7023

Inputs: 8
Outputs 8

Other functions

Independent setting functions for accelerator and decelerator

Timer function

Input filtering function

Interrupt function

I/O logic switching function

Status functions

Clock: 20.0 MHz (max.), 16.384 MHz or 19.6608 MHz recommended

Technology: CMOS

Power source: Internal voltage: 3.3 V IO voltage: 5 V or 3.3 V

Operating temperatures: 0 to +70


Package: X7083 208-pin LQFP 28 x 28 (mm)

X7043 144-pin LQFP 20 x 20 (mm) X7023 100-pin TQFP 14 x14 (mm) Lead-free specification: Sn-1 to 4Bi solder


1-3 Block Diagram

Figure 1-1: Block Diagram

Overall Block Diagram and I/O Signals



Circuit Block Diagram for Axes #1 to #8



Only X7043 and X7023 have CP0-3, ERROR, and CMP. X7083 has axes #1 to #8, X7043 axes #1 to #4, and X7023 axes #1 to #2.

1-4 Specifications List

Table 1-1: Specifications List

Item	Specifications					
Supply voltage	Internal voltage 3.3 V ±10% I/O voltage 5 V ±10% or 3.3V ±5%					
Input/output level	CMOS level					
Max. input clock (f)	20.0 MHz (max), 16.384 MHz or 19.6608 MHz recommended					
Max. output frequency	Linear acceleration/deceleration: 5 Mpps					
Max. output frequency	S-shaped acceleration/deceleration: 3.05 Mpps					
	Approx. 8 ms to 131 s					
Acceleration/deceleration time	(16382 steps, f = 16.384 MHz)					
Output pulse count setting range (R ₁)	1 to 16,777,215					
Deceleration start point setting range	0 to 16,777,215 (manual setting)					
(R_2)	-8388608 to 8388607 (auto-calculated offset setting)					
Frequency multiplication ratio setting	1. 4005					
range (R ₀)	1 to 4095					
	Linear acceleration/deceleration, S-shaped acceleration/deceleration and					
Frequency setting step count (R ₃ ,R ₄)	deceleration point manual setting mode: 1 to 16383					
Frequency setting step count (K_3, K_4)	S-shaped acceleration/deceleration and deceleration start point automatic					
	calculation mode: 1 to 10000					
Acceleration/deceleration rate setting	1 to 16383					
range (R ₅ ,R ₆)						
S-shaped section setting range (R ₇)	1 to 8191					
Sensor input sensitivity setting range	0 to 255					
(F)	Approx. 0.98 to 250 µs (f = 16.384 MHz)					
	Outputs: Clock output: Gate control/2-clock switchable, logic switchable					
	1-shot output: Approx. 1.9 µ s (f = 16.384 MHz), logic switchable					
Driver interface	Servo ON output: General-purpose output					
	Inputs: Driver alarm input: 1 point per axis, logic switchable					
	Positioning end input: 1 point per axis, logic switchable					
	End limit inputs: 2 points, +/- directions, logic switchable					
	Slow-down inputs: 2 points, +/- directions, logic switchable					
Sensor inputs	Slow-down/slow-down stop switchable					
_	Origin input: 2 points per axis, origin and Z phase, logic switchable					
	Mark sensor input: 1 point per axis, logic switchable					
	Inputs: 8 points					
General-purpose inputs/outputs	Outputs: 8 points					
Encoder interface	Input: One channel per axis, 2 clocks, 1/2/4 multiplication					
	Sync start input: 1 point					
Other inputs/outputs	Counter clear inputs: 1 point per axis					
On and in a total	Comparator output: 1 point per axis (only for X7043 and X7023)					
Operating temperatures	0 to +70°C					
Storage temperatures	-65 to +150°C					
	X7083 208PIN LQFP 28 x 28 (mm)					
Dimensions	X7043 144PIN LQFP 20 x 20 (mm) X7023 100PIN TQFP 14 x 14 (mm)					
	Lead-free specification Sn-1 to 4Bi solder					
	Lead free specification on the solder					

1-5 Package Dimension Diagram

Figure 1-2: Package Dimension Diagram (X7083)





Figure 1-3: Package Dimension Diagram (X7043)






Figure 1-4: Package Dimension Diagram (X7023)

1-6 Pin Layout, Terminal Description

1-6-1 Terminal Description

Table 1-2: Terminal Description

Terminal No. X7043 X7023 Signal I/O Logic Description				Table		1	•
26, 78, 130, 182	7	Terminal No.		Signal	I/O	Logic	Description
130, 182	X7083	X7043	X7023	Digital	1, 0	Logic	Beschpuon
130, 182 8, 11, 17, 23, 37, 49, 55, 61, 72, 85, 100, 115, 134, 151, 168, 186, 203 9, 12, 18, 24, 27, 38, 40, 50, 183, 187, 204 10 8 8 CLK I + Duty 50 ±10% This LSI can be accessed when this pin goes Low. 1 - Chip select signal. This LSI can be accessed when this pin goes Low. 33 26 24 A0 32 25 23 A1 31 24 22 A2 30 23 21 A3 32 25 23 A1 31 24 22 A2 30 23 21 A3 32 25 23 A1 32 28 26 This LSI can be accessed by from Low to High while CS is Low. 45 V ±10% or 3.3V ±5% power input. +5 V ±10% or 3.3V ±5% power input. +5 V ±10% or 3.3V ±5% power input.	26, 78,	54 126	37 87	VddINT	_		+3 3 V +10% power input
37, 49, 55, 61. 7, 19, 46, 58, 79, 98, 117, 138 7, 18, 44, 54, 73, 94 7, 18, 44, 54, 73, 94 7, 18, 44, 54, 73, 94 7, 18, 44, 54, 73, 94 7, 18, 44, 54, 73, 94 9, 14, 21, 90, 20, 28, 38, 45, 59, 80, 99, 118, 127, 139 9, 14, 21, 90, 40, 40, 40, 40, 40, 40, 40, 40, 40, 4	-	0 ., 120	57, 67				Total Power Imput
7, 19, 46, 58, 79, 98, 117, 138 117, 138 117, 138 117, 138 117, 138 117, 138 117, 138 117, 138 117, 138 117, 138 117, 138 117, 138 117, 138 117, 138 117, 138 117, 138 118, 127, 138, 44, 54, 73, 94 118, 127, 139 11							
72, 85, 100, 115, 134, 117, 138		7, 19, 46,					
115, 134, 151, 168, 186, 203 18, 24 27, 38, 40, 50, 56, 62, 73, 79, 86, 101, 116, 131, 135, 152, 169, 183, 187, 204 25 20				VddIO	_		+5 V ±10% or 3.3V ±5% power input.
151, 168, 186, 203 9, 12, 18, 24, 27, 38, 40, 50, 56, 62, 73, 79, 86, 101, 116, 131, 135, 152, 169, 183, 187, 204 10 8 8 CLK I + Reference clock input. Max. input frequency 20 MHz. Duty 50 ±10% Rest signal. The LSI is reset when Low input of more than 3 reference clock periods is input. Chip select signal. This LSI can be accessed when this pin goes Low. 35 28 26 RD I - Read enable signal. Data can be read out when CS is Low and RD is Low. Write enable signal. Data can be loaded at the positive-going edge of WR from Low to High while CS is Low. 36 29 27 A4 22 A2 21 A3 31 24 22 A2 21 A3 29 22 - A4 28 A5 22 18 17 D0			54, 73, 94				
9, 12, 18, 24, 27, 38, 40, 50, 56, 62, 73, 79, 86, 101, 116, 131, 135, 152, 169, 183, 187, 204							
27, 38, 40, 50, 56, 62, 73, 79, 86, 101, 116, 131, 135, 152, 169, 183, 187, 204 9, 20, 28, 38, 45, 55, 74, 88, 95 GND - age of the property of the	-						
56, 62, 73, 79, 86, 101, 116, 130, 47, 55, 59, 80, 99, 118, 127, 139							
86, 101, 116, 131, 135, 132, 169, 183, 187, 204 38, 45, 55, 74, 88, 95 38, 45, 55, 74, 88, 95 0 V power input. 10 8 8 CLK I + Reference clock input. Max. input frequency 20 MHz. Duty 50 ±10% 25 20 19 RST I - Rest signal. The LSI is reset when Low input of more than 3 reference clock periods is input. 34 27 25 T - Chip select signal. This LSI can be accessed when this pin goes Low. 35 28 26 RD I - Read enable signal. Data can be read out when CS is Low and RD is Low. 36 29 27 WR I - Write enable signal. Data can be loaded at the positive-going edge of WR from Low to High while CS is Low. 33 26 24 A0 32 25 23 A1 31 24 22 A2 30 23 21 A3 29 22 - A4 28 - - A5 22 18 17 D0		9, 14, 21,	0 20 28				
131, 135, 159, 80, 99, 118, 127, 139		30, 47, 55,					
118, 127,		59, 80, 99,		GND	-		0 V power input.
183, 187, 204		118, 127,					
10		139	86, 93				
10							
10	204						Reference clock input. Max. input frequency 20 MHz.
25 20 19 RST I - Rest signal. The LSI is reset when Low input of more than 3 reference clock periods is input. 34 27 25 CS I - Chip select signal. This LSI can be accessed when this pin goes Low. 35 28 26 RD I - Read enable signal. Data can be read out when CS is Low and RD is Low. 36 29 27 WR I - Write enable signal. Data can be loaded at the positive-going edge of WR from Low to High while CS is Low. 33 26 24 A0 32 25 23 A1 31 24 22 A2 30 23 21 A3 I + 6-bit address bus from A0 (LSB) to A5 (MSB). 29 22 - A4 - A5 22 18 17 D0 D0	10	8	8	CLK	I	+	
25 20 19 RST I -							
34 27 25 \overline{\overline{\color{\color{1}{1}}} - \overline{\color{\color{1}{1}}} - \overline{\color{1}{1}} \overline{\color{1}{1}} - \overline{\color{1}{1}} \overline{\color{1}{1}} \overline{\color{1}{1}} - \overline{\color{1}{1}} \overline{\color{1}} \overl	25	20	19	RST	I	-	-
Seed enable signal. Data can be read out when CS is Low and RD is Low. 36 29 27 WR I - Write enable signal. Data can be loaded at the positive-going edge of WR from Low to High while CS is Low. 33 26 24 A0 32 25 23 A1	2.1	27	25		_		
35	34	21	25	CS	ı	-	pin goes Low.
Second	25	20	26	<u> </u>	т		Read enable signal. Data can be read out when CS is Low
36	33	20	20	KD	1	-	and RD is Low.
Soing edge of WR from Low to High while CS is Low.	36	29	27	WR	ī	_	Write enable signal. Data can be loaded at the positive-
32							going edge of WR from Low to High while CS is Low.
31	33	26	24	A0			
30 23 21 A3 I + 6-bit address bus from A0 (LSB) to A5 (MSB). 29 22 - A4 28 - A5 22 18 17 D0	32	25	23	A1			
30 23 21 A3 29 22 - A4 28 - A5 22 18 17 D0	31	24	22	A2	Ī	+	6-bit address bus from A0 (LSR) to A5(MSR)
28 A5 22 18 17 D0	30	23	21	A3	1	, '	o on address ous from AU (LSD) to AJ (WSD).
22 18 17 D0	29	22	-	A4			
	28	-	-	A5			
21 17 16 D1	22	18	17	D0			
21 17 10 11	21	17	16	D1			
20 16 15 D2 011 011 011 011 011 011 011 011 011 01	20	16	15	D2			
19 15 14 D3 8-bit 2-directional data bus from D0 (LSB) to D7 (MSB)	19	15	14	D3	1/0		
16 13 D4 I/O + is used to transfer data between the LSI and host. The	16	13	13	D4	I/O	+	
output buffer of these pins are tri-state buffers.	15	12	12	D5			output buffer of these pins are tri-state buffers.
14 11 D6 D6	14	11	11	D6			
13 10 10 D7		1			1	1	

Table 1-2: Terminal Description

T	erminal No.		G: 1	1/0	T .	D :::
X7083	X7043	X7023	Signal	I/O	Logic	Description
39	31	29	ĪNT	0	+-	Interrupt request signal, which goes active according to factors including the pulse output, counter, sensor and comparator. This pin goes Low or High impedance state. The INT output can be masked with the interrupt control register. The interrupt request can be canceled by wiring the interrupt flag reset command corresponding to each interrupt factor.
2	143	99	ALM1			
193	122	78	ALM2			
174	103	-	ALM3			Driver alarm emergency stop unit. The input logic can be
157	84	-	ALM4	,	,	switched with the input setting register. The input
140	-	-	ALM5	I	+-	sensitivity can be set to between 16 and 4096 times the
121	-	-	ALM6			reference clock period by means of the input sensitivity
104	-	-	ALM7			setting register.
87	-	-	ALM8			
205	136	92	+EL1			
188	115	71	+EL2			
167	96	-	+EL3		+-	+direction immediate stop end limit input. The input logic can be switched with the input setting register. The input sensitivity can be set to between 16 and 4096 times the
150	77	-	+EL4	_		
133	-	-	+EL5	I		
114	-	-	+EL6			reference clock period by means of the input sensitivity
97	-	-	+EL7			setting register.
80	-	-	+EL8			
202	135	91	-EL1			
185	114	70	-EL2			
166	95	-	-EL3			- direction immediate stop end limit input. The input logic
149	76	-	-EL4			can be switched with the input setting register. The input
132	-	_	-EL5	I	+-	sensitivity can be set to between 16 and 4096 times the
113	-	-	-EL6			reference clock period by means of the input sensitivity
96	-	-	-EL7			setting register.
77	-	-	-EL8			
201	134	90	+SLD1			
184	113	69	+SLD2			
165	94	_	+SLD3	I		+ direction slow-down limit input. Slow-down and slow-
148	75	_	+SLD4			down stop can be switched with the input mode setting
129	-	-	+SLD5		+-	register. The input sensitivity can be set to between 16 and
112	-	-	+SLD6			4096 times the reference clock period by means of the input
95	-	-	+SLD7			sensitivity setting register. Level or edge operation.
76	-	-	+SLD8			

Table 1-2: Terminal Description

Т	erminal No.					
X7083	X7043	X7023	Signal	I/O	Logic	Description
200	133	89	-SLD1			
181	112	68	-SLD2			
164	93	-	-SLD3			- direction slow-down limit input. Slow-down and slow-
147	74	-	-SLD4			down stop can be switched with the input mode setting
128	-	-	-SLD5	I	+-	register. The input sensitivity can be set to between 16 and
111	-	-	-SLD6			4096 times the reference clock period by means of the input
94	-	-	-SLD7			sensitivity setting register. Level or edge operation.
75	-	-	-SLD8			
206	137	93	ORG1			
189	116	72	ORG2			Origin sensor input. With the return-to-coordinate-basic-
170	97	-	ORG3			origin drive, the return-to-origin operation is based on either
153	78	-	ORG4			the ORG input alone or the ORG and EZ (Encoder phase Z)
136	-	-	ORG5	I	+-	inputs.
117	-	-	ORG6			The input sensitivity is 1 or 16 times the reference clock
98	-	-	ORG7			period.
81	-	-	ORG8			
207	140	96	EZ1			
190	119	75	EZ2			Encoder phase Z input. With the return-to-origin operation
171	100	-	EZ3			using the \overline{ORG} and \overline{EZ} inputs according to the return-to-
154	81	-	EZ4	_		coordinate-basic-origin drive, the operation stops when the
137	-	-	EZ5	I	+-	EZ input is activated after deceleration, started by ORG going
118	-	-	EZ6			active, has completed. The input sensitivity is an edge
99	-	-	EZ7			operation based on sampling at the reference clock period.
82	-	-	EZ8			
3	144	100	INP1			
194	123	79	INP2			Servo driver positioning completion input. If the initial
175	104	-	INP3			setting register has been set to turn the stop flag ON at the
158	85	-	INP4	т		completion of positioning, the operation completion flag is
141	-	-	INP5	I	+-	set ON when the INP input becomes active after the
122	-	-	INP6			completion of the pulse output. In case of normal stop
105	-	-	INP7			interrupt, the INT output becomes activate similarly.
88		-	INP8			
199	132	86	MARK1			
180	111	67	MARK2			
163	92	-	MARK3	Ι		Sensor positioning start input. When the sensor positioning
146	73	-	MARK4			drive is used, the set number of pulses are output when the
127	-	-	MARK5		+-	MARK input becomes active. The input sensitivity is 1 or
110	-	-	MARK6			16 times the reference clock period.
93	-	-	MARK7			
74	-	-	MARK8			

Table 1-2: Terminal Description

Т	erminal No.		G: 1	1/0		5
X7083	X7043	X7023	Signal	I/O	Logic	Description
48	45	43	IN0			
47	44	42	IN1			
46	43	41	IN2			
45	42	40	IN3			IN0 (LSB) to IN7 (MSB) form an 8-bit parallel input.
44	41	39	IN4	I	-	Interrupt is possible at the change of $\overline{\text{IN0}}$ from High to Low.
43	40	36	ĪN5			
42	39	35	IN6			
41	38	34	ĪN7			
71	64	58	CLRA1			
70	63	57	CLRA2			
69	62	-	CLRA3			Multi-counter A is cleared to 0 when CLRA is Low.
68	61	-	CLRA4	т		
67	-	-	CLRA5	I	_	The level and edge operations can be switched.
66	-	-	CLRA6			
65	-	-	CLRA7			
64	-	-	CLRA8			
7	4	4	POUT1			
198	129	83	POUT2			
179	108	-	POUT3			Instruction pulse output. Outputs the CW pulse when the 2-
162	89	-	POUT4			pulse method is used or outputs the pulse output when the
145	-	-	POUT5	О	+-	pulse/direction method is used. The output logic can be
126	-	-	POUT6			switched with the output logic register.
109	-	-	POUT7			
92	-	-	POUT8			
6	3	3	PDIR1			
197	128	82	PDIR2			
178	107	-	PDIR3			Direction output or instruction pulse output. Outputs the
161	88	-	PDIR4			CCW pulse when the 2-pulse method is used or outputs the
144	-	-	PDIR5	О	+-	direction output when the pulse/direction method is used.
125	-	-	PDIR6			The output logic can be switched with the output logic
108	-	_	PDIR7			register.
91	-	_	PDIR8			
4	1	1	CLR1			
195	124	80	CLR2			1-shot or general-purpose output for clearing the deviation
176	105	-	CLR3			counter of the servo driver. The 1-shot and general-purpose
159	86	-	CLR4			outputs can be switched with the initial setting register of
142	<u>-</u>	_	CLR5	О	+-	the output. The pulse duration of shot is 32 times the
123	_	_	CLR6			reference clock period. The output logic can be switched
106	-	_	CLR7			with the output logic register.
89	_	_	CLR8			
07		_	CLKo		Ь	<u> </u>

Table 1-2: Terminal Description

Т	erminal No.		a: I	T/0		5
X7083	X7043	X7023	Signal	I/O	Logic	Description
5	2	2	SON1			
196	125	81	SON2			
177	106	-	SON3			
160	87	-	SON4	0		Servo ON output for the servo driver. Can be used as the
143	-	-	SON5	О	-	general-purpose output
124	-	-	SON6			
107	-	-	SON7			
90	-	-	SON8			
60	57	53	OUT0			
59	56	52	OUT1			
58	53	51	OUT2			OUT0 (LSB) to OUT7 (MSB) form an 8-bit parallel,
57	52	50	OUT3	0		general-purpose output.
54	51	49	OUT4	О	-	The 8 bits can be rewritten simultaneously while the bit
53	50	48	OUT5			operation of each bit is possible.
52	49	47	OUT6			
51	48	46	OUT7			
	6	6	ERROR1			Error stop monitoring output. Goes Low in case of error
	131	85	ERROR2			stop due to ALM, +EL and -EL. Goes High when the stop
-	110	-	ERROR3	O	+-	flag is reset. The output logic can be switched with the
	91	-	ERROR4			output logic register. This function is not available for
	5	5	NOVE1			X7083.
	130	84	MOVE1			Monitoring output in the pulse output. Goes Low while
-	109	04	$\frac{\text{MOVE2}}{\text{MOVE3}}$	О	+-	pulses are output.
		-	MOVE4			The output logic can be switched with the output logic register. This function is not available for X7083.
1	90	98				register. This function is not available for A7003.
192	121	77	EA1			
173	102		$\frac{\text{EA2}}{\text{EA3}}$	I		
156	83	_	$\frac{\text{EA3}}{\text{EA4}}$			Phase A input of encoder input. The 2-clock method and the
139	-	_	$\frac{EA4}{EA5}$		-	1/2/4 multiplication of the 90 ° phase difference can be
120	_	_	$\frac{EA6}{EA6}$			selected with the initial setup of the encoder input/output.
103	_	_	$\frac{\text{EA7}}{\text{EA7}}$			
84	<u>-</u>	_	EA8			

Table 1-2: Terminal Description

Т	erminal No.		g: 1	1/0		D
X7083	X7043	X7023	Signal	I/O	Logic	Description
208	141	97	EB1			
191	120	76	EB2			
172	101	-	EB3			
155	82	-	EB4			Phase B input of encoder input. The 2-clock method and the
138	-	-	EB5	I	-	1/2/4 multiplication of the 90° phase difference can be
119	-	-	EB6			selected with the initial setup of the encoder input/output.
102	-	-	EB7			
83	-	-	EB8			
	37	33	CMP1			Comparison output between a comparator register and
	36	32	CMP2			counter (A, B or C) or between counters. = and > can be
-	35	-	CMP3	О	-	switched with the comparator control register. This function
	34	-	CMP4			is not available for X7083.
						Sync start input. When the sync start mode is activated, the
63	60	56	SYNC	I	-	pulse starts to be output when SYNC changes from High to
						Low.
						Linear interpolation status inputs/outputs. When linear
						interpolation is performed by using several units of the LSI,
						connect CP0, CP1, CP2 and CR3 of the LSIs respectively
	72	66	CP0			with wired OR. The output buffer is an open-drain buffer.
	71	65	$\frac{\text{CP1}}{\text{CP1}}$			The functions of the terminals are listed below.
-	70	64		I/O	-	Priority
	69	63	CP2 CP3		1 CP0 Immediate stop	
	09	0.5			2 CP1 Deceleration/stop	
					3 CP2 Constant speed	
						4 CP3 Deceleration
						This terminal is not available for X7083.
	32,33,65,	30,31,59,	NC			No connection.
_	66,67,68	60,61,62	IVC			TVO COMMECTION.


[Note] 1. INT is an open drain output.


^{2.} ALM, +EL, -EL, +SLD, -SLD, ORG, EZ, INP, MARK, IN0-7, EA, EB, SYNC, and CLRA are inputs with built-in pull-up resistance (75k).


^{3.} CP0-3 is an input/output with built-in pull-up resistance (75k $\,$) .


1-6-2 Pin Lay-out

Figure 1-5:Pin Lay-out









1-7 System Configuration

Figure 1-6: Example of a Servo Motor Interface





Figure 1-7: Example of a Stepping Motor Interface



1-8 Example of Interfacing with CPU

This LSI uses a bus interface which can be connected to a 80-series processor through the 8-bit data bus from D0 to D7. However, the LSI can also be interfaced with a 68-series processor providing a simple external circuit.

1-8-1 Example of Interfacing with Z80

CPU X7083, X7043, X7023 IORQ WR WR RD RD A0-5 (X7083) A0-4 (X7043) A0-3 (X7023) A0-5 (X7083) A0-4 (X7043) A0-3 (X7023) A6- (X7083) A5- (X7043) A4- (X7023) D0-7 Decoder CS D0-7 INT INT RESET **RST** SYSTEM RESET >

Figure 1-8: Example of Interfacing with Z80

1-8-2 Example of Interfacing with 68000




Figure 1-9: Example of Interfacing with 68000

2. Address Allocation and Data Read/Write


2-1 Address Allocation

Table 2-1: Address Allocation Table

A5	A4	A3	A2	A1	A0	Write	Read		
0	0	0	0	0	0	Axis #1 register selector	Axis #1 register selector		
0	0	0	0	0	1	Axis #1 write data 1 (bit0-7)	Axis #1 read data 1 (bit0-7)		
0	0	0	0	1	0	Axis #1 write data 2 (bit8-15)	Axis #1 read data 2 (bit8-15)		
0	0	0	0	1	1	Axis #1 write data 3 (bit16-23)	Axis #1 read data 3 (bit16-23)		
0	0	0	1	0	0	Axis #1 write data 4 (bit24-31)	Axis #1 read data 4 (bit24-31)		
0	0	0	1	0	1	Reserved by system (access prohibited)	Interrupt axis status		
0	0	0	1	1	0	Reserved by system (access prohibited)	Axis #1 interrupt state status		
0	0	0	1	1	1	Axis #1 command	Axis #1 operation state status		
0	0	1	000	b to 1	11b	Axis #2 access area Same allocation as axis #1			
0	1	0	000b to 111b			Axis #3 access area Same allocation as	axis #1		
0	1	1	000b to 111b			Axis #4 access area Same allocation as	axis #1		
1	0	0	000b ~ 111b			Axis #5 access area Same allocation as axis #1			
1	0	1	000b ~ 111b			Axis #6 access area Same allocation as axis #1			
1	1	0	000b ~ 111b			Axis #7 access area Same allocation as axis #1			
1	1	1	000	b ~ 1	11b	Axis #8 access area Same allocation as	axis #1		

[Note] 1. The Write cycles require the time of 2 reference clock periods (recovery time) to write data.

Figure 2-1: Write Cycle and Recovery Time



- 2. Parameters other than the command write, interrupt status monitoring and operation status monitoring parameters, and the counter initial setting can be read or written in Write data 1 to 4 or Read data 1 to 4 after the register selector has been set.
- 3. When an item of Write data is 2 bytes or more, the write operation begins with the lowest data and goes on toward the higher data. The data is written simultaneously when the highest byte has been written.
- 4. When an item of read data is 2 bytes or more, it is read after writing the register selector. The data is latched in the auxiliary buffer for simultaneous read at the moment the register selector is written. The read operation is performed continuously.

3. Command Types and Functions

3-1 Command Write

Writes a 1-byte command code to the command register.

3-2 Command List

Table 3-1: Command List

Command	_	
code	Туре	Description
(hex)		
00h	Index drive (+ direction)	Positioning drive accompanied with acceleration and deceleration. SPEED
01h	Index drive (- direction)	MAXIMUM SPEED STARTUP SPEED > TIME
02h	Constant-speed index drive (+ direction)	Positioning drive at the startup speed. SPEED
03h	Constant-speed index drive (- direction)	STARTUP SPEED - TIME
06h	Continuous drive (+ direction)	Continuous pulse drive accompanied with acceleration. The pulse is output until the immediate stop command
07h	Continuous drive (- direction)	(command 30h) or deceleration stop command (command 31h) is written or until +EL, -EL or ALM goes active.
08h	Constant-speed continuous drive (+ direction)	Continuous pulse drive at the start up speed. The pulse is output until the immediate stop command (command 30h)
09h	Constant-speed continuous drive (- direction)	or deceleration stop command (command 31h) is written or until +EL, -EL or ALM goes active.

Command		
code	Type	Description
(hex)		
0Ah	Sensor positioning drive I (+ direction)	Positioning drive from the position where the MARK input terminal goes active. Acceleration starts from the beginning of the drive. SPEED MAXIMUM
0Bh	Sensor positioning drive I (- direction)	STARTUP SPEED DECELERATION POINT TIME
		Positioning drive from the position where the MARK
		input terminal goes active. Acceleration starts when the
0Ch	Sensor positioning drive II (+ direction)	MARK input goes active.
		SPEED MAXIMUM
0Dh	Sensor positioning drive II (- direction)	STARTUP SPEED MARK DECELERATION POINT TIME
0Eh	Sensor positioning drive III (+ direction)	Positioning drive from the position where the MARK input terminal goes active. Acceleration and deceleration are not performed.
0Fh	Sensor positioning drive III (- direction)	STARTUP SPEED TIME
12h	Return-to-origin I (+ direction)	Return-to-origin accompanied with acceleration and deceleration. The drive decelerates and stops when ORG goes active.
13h	Return-to-origin I (- direction)	MAXIMUM SPEED STARTUP SPEED ORG TIME

Command		
code	Туре	Description
(hex)		
14h	Return-to-origin II (+ direction)	Return-to-origin accompanied with acceleration and deceleration. The drive decelerates when ORG goes active and stops when EZ goes active after reaching startup speed.
15h	Return-to-origin II (- direction)	MAXIMUM SPEED STARTUP SPEED ORG TIME
16h	Return-to-origin III (+ direction)	Return-to-origin at the startup speed. Immediate stop occurs when ORG goes active. SPEED
17h	Return-to-origin III (- direction)	STARTUP SPEED TIME
18h	Return-to-origin IV (+ direction)	Return-to-origin at the startup speed. Immediate stop occurs when EZ goes active after ORG has been activated.
19h	Return-to-origin IV (- direction)	STARTUP SPEED TIME ORG EZ

Command		
code	Туре	Description
(hex)		*
1Ah	Return-to-origin V (+ direction)	Return-to-origin accompanied with acceleration and deceleration. When ORG goes active, deceleration occurs and the interrupt with the EZ input is enabled. When the return-to-origin II command is executed, stops at the next edge where EZ goes active. SPEED MAXIMUM
1Bh	Return-to-origin V (- direction)	STARTUP SPEED TIME INT ORG EZ
30h	Immediate stop command	Immediate stop occurs when this command is written during drive. However, the pulse duration of the last pulse is assured. In interpolation mode, only one axis stops.
31h	Deceleration stop command	The drive decelerates and stops when this command is written during drive. Immediate stop occurs if this command is written during constant speed drive. However, the pulse duration of the last pulse is assured. In interpolation mode, other axes also decelerate and stop.
32h	Deceleration command	The drive decelerates to the startup speed when this command is written during a drive accompanied with acceleration and deceleration. In interpolation mode, other axes also decelerate.
33h	Deceleration cancel command	The drive accelerates to the maximum speed when this command is written after the deceleration command. In interpolation mode, the deceleration of other axes is also canceled.
34h	Constant-speed command	The drive is fixed at the current speed when this command is written during a drive accompanied with acceleration and deceleration. In interpolation mode, the speed of other axes is also fixed at the current speed.
35h	Constant-speed cancel command	Acceleration/deceleration operation starts again when this command is written during the constant-speed drive command or after the constant-speed command. In interpolation mode, acceleration/deceleration operation starts again simultaneously for other axes too.
36h	Simultaneous stop command	All axes stop simultaneously when this command is written in interpolation mode.
40h	Timer operation I	Index drive without pulse output.
41h	Timer operation II	Constant-speed index drive without pulse output.

Command code (hex)	Туре	Description
50h	Counter A clear command	Clears counter A to 0.
51h	Counter B clear command	Clears counter B to 0
A0h	Operation completion flag reset command	The operation completion flag is reset when this command is written while the flag is set. When the operation completion flag and error flag are set, this command resets both of them. As the operation cannot be restarted by writing a drive command while the operation completion flag is set, the flag must be reset using this command before writing a drive command.
A2h	Deceleration start interrupt flag reset command	The deceleration start interrupt flag is reset when this command is written while the flag is set.
A3h	ISO-speed interrupt flag reset command	The ISO-speed interrupt flag is reset when this command is written while the flag is set.
A5h	Maximum acceleration interrupt flag reset command	The maximum acceleration interrupt flag is reset when this command is written while the flag is set.
A8h	Counter A carry interrupt flag reset	The counter A carry interrupt flag will be reset if this command is written while the flag is set.
A9h	Counter A borrow interrupt flag reset	The counter A borrow interrupt flag will be reset if this command is written while the flag is set.
AAh	Counter B carry interrupt flag reset	The counter B carry interrupt flag will be reset if this command is written while the flag is set.
ABh	Counter B borrow interrupt flag reset	The counter B borrow interrupt flag will be reset if this command is written while the flag is set.
ADh	Counter C borrow interrupt flag reset	The counter C borrow interrupt flag will be reset if this command is written while the flag is set.
B0h	ORG sensor interrupt flag reset	The ORG sensor interrupt flag will be reset if this command is written while the flag is set.
B1h	EZ sensor interrupt flag reset	The EZ sensor interrupt flag will be reset if this command is written while the flag is set.
B2h	INO input interrupt flag reset	The INO input interrupt flag will be reset if this command is written while the flag is set.
B3h	MARK input interrupt flag reset	The MARK input interrupt flag will be reset if this command is written while the flag is set.
B8h	Comparator (P = Q) interrupt flag reset	The comparator $(P = Q)$ interrupt flag will be reset if this command is written while the flag is set.
B9h	Comparator (P > Q) interrupt flag reset	The comparator $(P > Q)$ interrupt flag will be reset if this command is written while the flag is set.

Command		
code	Туре	Description
(hex)		
E0h	OUT0 set	
E1h	OUT1 set	
E2h	OUT2 set	
E3h	OUT3 set	Bit operation commands of the general-purpose output.
E4h	OUT4 set	Set the OUT0-7 terminals to Low respectively.
E5h	OUT5 set	
E6h	OUT6 set	
E7h	OUT7 set	
EEh	SON set	Sets servo ON output terminal SON to Low.

Command code (hex)	Туре	Description
EFh	CLR output	When 1-shot is set, outputs the pulse for 32 reference clock periods from the CLR terminal. This terminal should be set to ON when the general-purpose output is set.
F0h	OUT0 reset	
F1h	OUT1 reset	
F2h	OUT2 reset	
F3h	OUT3 reset	Bit operation commands of the general-purpose output. Set
F4h	OUT4 reset	the OUT0-7 terminals to High respectively.
F5h	OUT5 reset	
F6h	OUT6 reset	
F7h	OUT7 reset	
FEh	SON reset	Sets servo ON output terminal SON to High.
FFh	CLR reset	CLR should be reset to OFF when the general-purpose input is set.

4. Registers and Internal Counters

4-1 Register and Counter List

Table 4-1: Register and Counter List

Select code (hex)	Register and counter	Effective bit length	Setting range	Туре	Higher address read/write
00h	Frequency multiplication ratio setting register (R ₀)	12	1 to 4,096	Parameter	2-byte batch R/V
01h	Output pulse count setting register (counter C/R ₁)	24	0 to 16,777,215	Parameter	3-byte batch R/V
02h	Deceleration start point setting register (counter D/R ₂)	24	0 to 16,777,215 -8,388,608 to 8,388,607	Parameter	3-byte batch R/V
03h	Startup frequency setting register (R ₃)	14	1 to 16,383 *1 1 to 10,000 *2	Parameter	2-byte batch R/V
04h	Maximum frequency setting register (R ₄)	14	1 to 16,383 ^{*1} 1 to 10,000 ^{*2}	Parameter	2-byte batch R/V
05h	Accelerate rate setting register (R ₅)	14	1 to 16,383	Parameter	2-byte batch R/V
06h	Deceleration rate setting register (R ₆)	14	1 to 16,383	Parameter	2-byte batch R/V
07h	S-shaped acceleration/deceleration section setting register (R ₇)	13	1 to 8,191	Parameter	2-byte batch R/V
08h	Linear interpolation base setting register (R ₈)	24	1 to 16,777,215	Parameter	3-byte batch R/V
21h	Counter A	24/32		Counter	3/4-byte batch R/W
22h	Counter B	24/32		Counter	3/4-byte batch R/W
23h	Frequency read	14		Frequency	2-byte batch RI
30h	Comparator register	24	0 to 16,777,215 -8,388,608 to 8,388,607	Comparator	3-byte batch R/V
40h	Batch general-purpose output setting (OUTO to 7)	8		I/O	1-byte R/W
50h	Pulse output initial setting register	4		Initial setting	1-byte R/W
51h	Encoder input/output initial setting register	5		Initial setting	1-byte R/W
52h	Counter A initial setting register	7		Initial setting	1-byte R/W
53h	Counter B initial setting register	7		Initial setting	1-byte R/W
54h	Input initial setting register	6		Initial setting	1-byte R/W
55h	Input logic initial setting register	9		Initial setting	2-byte individua R/W
56h	Input filter initial setting register (F)	8		Initial setting	1-byte R/W
57h	Output initial setting register	1		Initial setting	1-byte R/W
58h	Output logic initial setting register	6		Initial setting	1-byte R/W
60h	Operation control mode setting register	6		Control mode	1-byte R/W
61h	Counter A control mode setting register	2		Control mode	1-byte R/W
62h	Counter B control mode setting register	2		Control mode	1-byte R/W
63h	CLR output control mode setting register	2		Control mode	1-byte R/W
64h	Comparator control mode setting register	6		Control mode	1-byte R/W
70h	Pulse oscillation interrupt mask register	5		Interrupt	1-byte R/W
71h	Counter interrupt mask register	5		Interrupt	1-byte R/W
72h	Sensor interrupt mask register	4		Interrupt	1-byte R/W
73h	Comparator interrupt mask register	2		Interrupt	1-byte R/W
E0h	Pulse oscillation interrupt flag register	5		Interrupt	1-byte RD
E1h	Counter interrupt flag register	5		Interrupt	1-byte RD
E2h	Sensor interrupt flag register	4		Interrupt	1-byte RD
E3h	Comparator interrupt flag register	2		Interrupt	1-byte RD

Select code (hex)	Register and counter	Effective bit length	Setting range	Туре	Higher address read /write
F0h	Sensor status register	8		Status	2-byte individual RD
F1h	Normal stop factor status register	6		Status	1-byte RD
F2h	Error stop factor status register	3		Status	1-byte RD
F3h	General-purpose input status register	8		Status	1-byte RD
F4h	Comparator status register	2		Status	1-byte RD

^{*1:}Linear acceleration/deceleration mode or deceleration start point manual setting mode.

R/W: Read and Write RD: Read only

4-2 Read/Write of Registers and Counters

The reading/writing of the registers and counters in Table 4-1 writes the select code to the register selector in Table 2-1 Address Allocation Table, and reads or writes data 1 to 4.

4-2-1 Read/Write of a 1-byte Register

To read a register, write the select code in the register selector and read data from read data 1.

To write a register, write the select code in the register selector and write data in write data 1.

4-2-2 Read/Write of a 2-byte Register

To read a register, write the select code in the register selector, read the lower byte (bits 0 to 7) from read data 1, and then read the higher byte (bits 8 to 15) from read data 2.

To write a register, write the select code in the register selector, write the lower byte (bits 0 to 7) write data 1, and then write the higher byte (bits 8 to 15) in write data 2.

4-2-3 Read/Write of a 3-byte Register or Counter

To read a register or counter, write the select code in the register selector, read the lowest byte (bits 0 to 7) from read data 1, then read the intermediate byte (bits 8 to 15) from read data 2, and read the highest byte (bits 16 to 23) from read data 3.

To write a register or counter, write the select code in the register selector, write the lowest byte (bits 0 to 7) in write data 1, then write the intermediate byte (bits 8 to 15) in write data 2, and write the highest byte (bits 16 to 23) in write data 3.

4-2-4 Read/write of a 4-byte Counter

To read a 4-byte counter, write the select code in the register selector, read the lowest byte (bits 0 to 7) from read data 1, then read the intermediate byte (bits 8 to 15) from read data 2, read the next intermediate byte (bits 16 to 23) from read data 3, and read the highest byte (bits 24 to 31) from read data 4.

To write data in a 4-byte counter, write the select code in the register selector, write the lowest byte (bits 0 to 7) in write data 1, then write the intermediate byte (bits 8 to 15) in write data 2, write the next intermediate byte (bits 16 to 23) in write data 3, and write the highest byte (bits 24 to 31) in write data 4.

^{*2:}S-shaped acceleration/deceleration mode or deceleration start point automatic calculation mode.

5. Parameters Related to Pulse Output

The LSI has 9 parameters for use in pulse output and timer operations. These parameters can be set with parameter registers R_0 to R_8 .

5-1 Parameter Types

5-1-1 Frequency Multiplication Ratio Setting Register (Register R₀)

Register R_0 is used to set the multiplication range of the output frequency. The setting range is between 1 and 4096, but it should be set at 0 for 4096. Table 5-1 shows the setting, multiplication ratio [pps/step] and output frequency range of register R_0 .

Table 5-1: Frequency Multiplication Ratio and Output Frequency Range (Reference clock f = 1 6.384 MHz)

_ Multiplication ratio [pps/		Output frequency range [pps]		
R_0		Linear acceleration/	S-shaped acceleration/	
	step]	deceleration	deceleration	
2500	0.1	0.1 to 1,638.3	0.1 to 1,000	
250	1	1 to 16,383	1 to 10,000	
50	5	5 to 81,915	5 to 50,000	
10	25	25 to 409,575	25 to 250,000	
1	250	250 to 4,095,750	250 to 2,500,000	

5-1-2 Output Pulse Count Setting Register (Register R₁)

Register R_1 is used to set the number of output pulses. As register R_1 is also common as counter C, writing register R_1 results in presetting counter C. The value of counter C when the pulse output is forced to stop in the middle is (register R_1 set value - output pulse count). When outputting only the remaining number of pulses the next time, there is no need to reset. In other cases, the R_1 register must be set each time.

5-1-3 Deceleration Start Point Setting Register (Register R₂)

Although the LSI is provided with the automatic deceleration start point calculation mode, the deceleration start point can be set manually or the offset for it can be set by writing data in register R_2 .

Register R₂ is also common as counter D, but the count operation is not performed when the register is used in the deceleration start point manual setting mode.

5-1-4 Startup Frequency Setting Register (Register R₃)

This is the parameter register for determining the frequency at the start and end of pulse output.

5-1-5 Maximum Frequency Setting Register (Register R₄)

This is the parameter register determining the maximum frequency of the pulse output. In the linear acceleration/deceleration and deceleration start point automatic calculation modes, it can be rewritten even during pulse output. In the case of S-shaped acceleration/deceleration, overwriting in the middle is possible during constant speed in continuous mode and deceleration start point manual setting mode.

5-1-6 Acceleration Rate Setting Register (Register R₅)

This is the parameter register for determining the acceleration rate.

5-1-7 Deceleration Rate Setting Register (Register R₆)

This is the parameter register for determining the deceleration rate. Registers R_5 and R_6 should be set to the same value for the deceleration start point automatic calculation mode.


5-1-8 S-shaped Acceleration/Deceleration Section Setting Register (Register R₇)

The S-shaped acceleration/deceleration sections refer to sections Tsg shown in Figure 5-1. In the sections between R₃ and (R₃+R₇) and between (R₄-R₇) and R₄, the speed varies by drawing S-shaped curves. The set value of register R_7 should be no more than $(R_4-R_3)/2$. The register need not be set when the S-shaped acceleration/ deceleration are not used.

Figure 5-1:S-shaped Acceleration/Deceleration Condition

5-1-9 Linear Interpolation Base Setting Register (Register R₈)

When using multiple axes or more than one LSI to carry out linear interpolation drive, set the register R₁ setting value of the axes with the greatest amount of movement in register R₈. There is no need to set it if linear interpolation drive will not be used.



5-2 Parameter Calculation Formulae

Table 5-2: Parameter Calculation Formulae

C11	
Speed resolution	
[factor]	$K = \frac{f}{65,536 \times R_0}$ f: Reference clock frequency [Hz]
K[pps/step]	, 0
Startup frequency	$f \times R_3$ Linear interpolation V $f \times R_3 \times R_1$
V[pps]	Stand alone $V = \frac{f \times R_3}{65,536 \times R_0}$ Linear interpolation $V = \frac{f \times R_3 \times R_1}{65,536 \times R_0 \times R_8}$
Maximum frequency	$f \times R_4$ $f \times R_4 \times R_1$
V[pps]	Stand alone $V = \frac{f \times R_4}{65,536 \times R_0}$ Linear interpolation $V = \frac{f \times R_4 \times R_1}{65,536 \times R_0 \times R_8}$
Acceleration rate	$f \times K \times R_5$ $f \times K \times R_5 \times R_1$
g[pps/sec]	Stand alone $g = \frac{f \times K \times R_5}{131,072}$ Linear interpolation $g = \frac{f \times K \times R_5 \times R_1}{131,072 \times R_8}$
Deceleration rate	Stand alone $g = \frac{f \times K \times R_6}{131,072}$ Linear interpolation $g = \frac{f \times K \times R_6 \times R_1}{131,072 \times R_0}$
g[pps/sec]	Stand alone $g = \frac{g}{131,072}$ Linear interpolation $g = \frac{g}{131,072 \times R_8}$
Acceleration/	<u> </u>
deceleration time	$(R_4 - R_2)$ 131.072 × $(R_4 - R_2)$
(linear)	$ \text{(Acceleration)} \qquad \text{Tg} = \frac{131,072 \times (\text{R}_4 - \text{R}_3)}{\text{f} \times \text{R}_5} \text{(Deceleration)} \text{Tg} = \frac{131,072 \times (\text{R}_4 - \text{R}_3)}{\text{f} \times \text{R}_6} $
Tg[sec]	
Acceleration/	
deceleration time (sine)	$Tg = \frac{131,072 \times (R_4 - R_3 - 2 \times R_7 + \pi \times R_7)}{f \times R_5}$ $Tg = \frac{131,072 \times (R_4 - R_3 - 2 \times R_7 + \pi \times R_7)}{f \times R_6}$
Tg[sec]	$Tg = \frac{131,072 \times (R_4 - R_3 - 2 \times R_7 + \pi \times R_7)}{f \times R_5} \qquad Tg = \frac{131,072 \times (R_4 - R_3 - 2 \times R_7 + \pi \times R_7)}{f \times R_6}$
Acceleration/	
deceleration time	(Acceleration) (Deceleration)
(parabolic)	$Tg = \frac{131,072 \times (R_4 - R_3 + 2 \times R_7)}{f \times R_5}$ $Tg = \frac{131,072 \times (R_4 - R_3 + 2 \times R_7)}{f \times R_5}$
Tg [sec]	$f \times R_5$ $f \times R_6$
Deceleration start point	For any of the DA DO).
(linear)	For rapezo(when R4 > R3): $Dp = \frac{(R_4 - R_3)(R_4 + R_3 - 1)}{R_0 \times R_6}$ Triangular drive: $Dp = \frac{R_1 \times R_5}{R_6 + R_6}$
Dp [pulses]	$R_0 \times R_6 \qquad R_5 + R_6$
Deceleration start point	
(sine)	For rapezo (when R4 > R3): $Dp = \frac{(R_4 - R_3 - 2 \times R_7 + \pi \times R_7)(R_4 + R_3)}{R_2 \times R_2}$ Triangular drive: $Dp = \frac{R_1 \times R_5}{R_2 + R_2}$
Dp [pulses]	ⁿ 0 × n ₆

Table 5-2: Parameter Calculation Formulae

Deceleration start point			
(parabolic)	For rapezo (when R4 > R3):	$Dp = \frac{(R_4 - R_3 + 2 \times R_7 - 2)(R_4 + R_3)}{R_0 \times R_0}$	Triangular drive: $Dp = \frac{R_1 \times R_5}{R_1 + R_2}$
Dp [pulses]		^K 0 × ^K 6	¹ 5 + ¹ 6

=Ratio of the circumference of a circle to its diameter

6. Initial Setting Registers

The initial setting registers must be set after the power ON reset. After that, the setting can be changed while pulse output is stopping.

6-1 Functions of Initial Setting Registers

6-1-1 Pulse Output Initial Setting Register

Table 6-1: Pulse Output Initial Setting Register


bit	Description		
Oit	0	1	
0	0.5 pulse idling	1.5 pulse idling	
1	Undefined (0 should be set)		
2	+ direction is CW pulse output	+ direction is CCW pulse output	
3	CW/CCW 2-clock system	PULSE/DIR gate system	
4	Undefined (0 should be set)		
5	Undefined (0 should be set)		
6	Undefined (0 should be set)		
7	Operation completion flag is set to ON when the pulse output has completed	Operation completion flag is set to ON when positioning has completed.	

Idling

The idling function allows delay acceleration or deceleration. When it is set to 0, acceleration starts in 0.5 pulse after the startup and deceleration ends 0.5 pulse before the stopping of the pulse. When it is set to 1, acceleration starts in 1.5 pulses after the startup and deceleration ends 1.5 pulses before the stopping of the pulse.

POUT and PDIR outputs

Table 6-2: Pulse Output Initial Setting and POUT/PDIR Outputs



Note: Inverts in the case of positive logic.

Operation completion flag

The operation completion flag can be read in the operation status byte. When bit 7 = 0, the operation completion flag becomes 1 immediately after the completion of the pulse output. When bit 7 = 1, the flag becomes 1 when the INP input terminal becomes active after the completion of the pulse output.

6-1-2 Encoder Input/Output Initial Setting Register

Table 6-3: Encoder Input/Output Initial Setting Register

bit	Description			
Oit	0	1		
0	EA, EB input mode code 1			
1	EA, EB input mode code 2			
2	Undefined (0 should be set)			
3	Undefined (0 should be set)			
4	Undefined (0 should be set)			
5	Undefined (0 should be set)			
6	Undefined (0 should be set)			
7	Undefined (0 should be set)			

Encoder input mode codes

Table 6-4: Encoder Input Mode Codes

Code 2	Code 1	Description
0	0	2 clocks, negative logic
0	1	2-phase clock, x 4 multiplication
1	0	2-phase clock, x 2 multiplication
1	1	2-phase clock, x 1 multiplication

6-1-3 Counter A/B Initial Setting Register

Table 6-5: Counter A/B Initial Setting Register

bit	Description		
Oit	0	1	
0	Internal oscillation pulse count disable	Internal oscillation pulse count enable	
1	Encoder count disable	Encoder count enable	
2	Undefined (0 should be set)		
3	Encoder input forward count	Encoder input reverse count	
4	Undefined (0 should be set)		
5	Count between -8,388,608 and 8,388,607	Count between 0 and 16,777,215	
6	24-bit mode	32-bit mode	
7	Undefined (0 should be set)		

Multiplex input count

Counters A and B can simultaneously count internal oscillation pulses and encoder input. The counts can be enabled with bits 0 to 1.

The forward count of the encoder input of bit 3 refers to counting upward when phase A precedes phase B and counting downward when phase B precedes phase A. The opposite results when the reverse count setting is made.

6-1-4 Input Initial Setting Register

Table 6-6: Input Initial Setting Register

bit	Description	
Oit	0	1
0	+SLD and -SLD are deceleration inputs	+SLD and -SLD are deceleration stop inputs
1	+SLD and -SLD are level operation inputs	+SLD and -SLD are edge operation inputs
2	ORG is a low-sensitivity input	ORG is a high-sensitivity input
3	MARK is a low-sensitivity input	MARK is a high-sensitivity input
4	CLRA is the level clear input	CLRA is the edge clear input
5	Undefined (permanently set to 0)	
6	Undefined (permanently set to 0)	
7	Undefined (permanently set to 0)	

When bit 0 = 0 and +SLD or -SLD goes active, the drive decelerates to the speed set with register R_3 (in the case that $R_4 > R_3$) and the pulse continues to be output. When bit 0 = 1 and +SLD or -SLD goes active, the drive decelerates to the speed set with register R₃ and the pulse output is stopped.

6-1-5 Input Logic Initial Setting Registers I and II

Input logic initial setting register I performs read/write of data 1 shown in Table 2-1, while input logic initial setting register II performs read/write of data 2 in the same table.

Table 6-7: Input Logic Initial Setting Register I

bit	Description	
OIL	0	1
0	+EL is a negative logic input	+EL is a positive logic input
1	-EL is a negative logic input	-EL is a positive logic input
2	ALM is a negative logic input	ALM is a positive logic input
3	Not used (permanently set to 0)	
4	Not used (permanently set to 0)	
5	Not used (permanently set to 0)	
6	Not used (permanently set to 0)	
7	Not used (permanently set to 0)	

Table 6-8: Input Logic Initial Setting Register II

bit	Description	
	0	1
0	ORG is negative logic	ORG is positive logic
1	EZ is negative logic	EZ is positive logic
2	+SLD is a negative logic input	+SLD is a positive logic input
3	-SLD is a negative logic input	-SLD is a positive logic input
4	INP is a negative logic input	INP is a positive logic input
5	MARK is a negative logic input	MARK is a positive logic input
6	Not used (permanently set to 0)	
7	Not used (permanently set to 0)	

6-1-6 Initial Setting Register (F) for Input Filter

The setting values of the input filter decides the sensitivity of +EL, -EL, ALM, +SLD and -SLD. The setting value range is from 1 to 256. Set 0 for 256.

Sensitivity is one cycle of 16 x F x reference clock.

6-1-7 Initial Setting Register for Output

Table 6-9: Initial Setting Register for Output

bit	Description	
	0	1
0	CLR is 1-shot output	CLR is general-purpose output
1	Undefined (permanently set to 0)	
2	Undefined (permanently set to 0)	
3	Undefined (permanently set to 0)	
4	Undefined (permanently set to 0)	
5	Undefined (permanently set to 0)	
6	Undefined (permanently set to 0)	
7	Undefined (permanently set to 0)	

6-1-8 Initial Setting Register for Output Logic

Table 6-10: Initial Setting Register for Output Logic

bit	Description	
	0	1
0	POUT is a negative logic output	POUT is a positive logic output
1	PDIR is a negative logic output	PDIR is a positive logic output
2	CLR is a negative logic output	CLR is a positive logic output
3	INT is a negative logic output	INT is a positive logic output
4	ERROR is a negative logic output	ERROR is a positive logic output
5	MOVE is a negative logic output	MOVE is a positive logic output
6	Undefined (permanently set to 0)	
7	Undefined (permanently set to 0)	

There is no setting of ERROR and MOVE for bit 4 and 5 for X7083.

7. Control Mode Registers

7-1 Functions of Control Mode Registers

7-1-1 Operation Control Mode Setting Register

Table 7-1: Operation Control Mode Setting Register

bit	Description	
Oit	0	1
0	Sync start control is disabled	Sync start control is enabled
1	Deceleration start point control code 1	
2	Deceleration start point control code 2	
3	Interpolation control is disabled	Interpolation control is enabled
4	Linear acceleration/deceleration mode	S-shaped acceleration/deceleration mode
5	Parabolic	Sine
6	Not used (permanently set to 0)	
7	Not used (permanently set to 0)	

Sync start

When the sync start control is enabled, the pulse oscillation or timer count starts when sync start input terminal SYNC changes from High to Low after one of the drive commands 00h to 19h or a timer command 40h or 41h has been written.

Deceleration start point control codes

The deceleration start point control has 4 modes as shown below. These modes are set with bits 1 and 2.

Code 2	Code 1	Description
0	0	Automatic calculation mode
0	1	Offset setting mode
1	0	Manual setting mode
1	1	No deceleration mode


Automatic calculation

This mode can be used when the acceleration rate and deceleration rate are identical. Counter D is cleared to 0 at the start of drive and counting is performed during drive. When the value of remaining pulse count management counter C becomes equal to or less than the value of counter D, the drive starts to decelerate. Counter D need not be preset before the startup.


Offset setting

In this mode, counter D is not cleared to 0 at the start of drive and counting is performed during drive. When the value of remaining pulse count management counter C becomes equal to, or less than, the value of counter D, the drive starts to decelerate. The offset value should be preset before starting the drive. The setting value is between -8,388,608 and 8,388,607 and preset in counter D in the form of 2 complement. The operations that occur are shown below.

When a positive value is preset:



When a negative value is preset:




Manual setting

In this mode, deceleration start point management counter D does not perform counting but functions as register R₂. It is not cleared to 0 at the start of drive. The drive starts to decelerate when the value of remaining pulse count management counter C becomes equal to, or less than, the preset value of register R₂.

No deceleration start point operation performed

The operation in this mode is as shown below.



S-shaped acceleration/deceleration

In the S-shaped acceleration/deceleration mode that is set with bit 4 = 1, two kinds of acceleration/deceleration shapes can be used. Namely, the parabolic curve can be used when bit 5 = 0 and the sine functional curve can be used when bit 5 = 1.

7-1-2 Counter A and B Control Register

Table 7-2: Counter A and B Control Register

bit	Description	
Oit	0	1
0	Automatic clear does not occur after error stop	Automatic clear occurs after error stop
1	Automatic clear does not occur after normal stop	Automatic clear occurs after normal stop
2	Undefined (permanently set to 0)	
3	Undefined (permanently set to 0)	
4	Undefined (permanently set to 0)	
5	Undefined (permanently set to 0)	
6	Undefined (permanently set to 0)	
7	Undefined (permanently set to 0)	

7-1-3 CLR Output Control Mode Register

Table 7-3: CLR Output Control Mode Register

bit	Description	
	0	1
0	CLR is not output automatically after error stop	CLR is output automatically after error stop
1	CLR is not output automatically after normal stop	CLR is output automatically after normal stop
2	Undefined (permanently set to 0)	
3	Undefined (permanently set to 0)	
4	Undefined (permanently set to 0)	
5	Undefined (permanently set to 0)	
6	Undefined (permanently set to 0)	
7	Undefined (permanently set to 0)	

7-1-4 Comparator Control Mode Register

Table 7-4: Comparator Control Mode Register

bit	Description	
Oit	0	1
0	P input select code 1	
1	P input select code 2	
2	Undefined (0 should be set)	
3	Q input select code 1	
4	Q input select code 2	
5	Undefined (0 should be set)	
6	Absolute value comparison	2 complement comparison
7	Comparator output is P = Q	Comparator output is P > Q

There is no setting of comparator output on bit7 for X7083.

Input select code (common to P and Q)

Code 2	Code 1	Description
0	0	Counter A
0	1	Counter B
1	0	Counter C
1	1	Comparator register

8. Interrupt Function

The LSI has an interrupt function based on the pulse output, counter and sensor factors. It is also possible to mask the interrupt due to each factor.

8-1 Interrupt Mask Registers

8-1-1 Pulse Oscillation Interrupt Mask Register

Table 8-1: Pulse Oscillation Interrupt Mask Register

bit	Description	
on	0	1
0	Normal pulse output completion interrupt	Normal pulse output completion interrupt
U	disabled	enabled
1	Error stop interrupt disabled	Error stop interrupt enabled
2	Deceleration start point interrupt disabled	Deceleration start point interrupt enabled
3	ISO-speed interrupt disabled	ISO-speed interrupt enabled
4	Not used (permanently set to 0)	
5	Maximum acceleration rate interrupt	Maximum acceleration rate interrupt
3	disabled	enabled
6	Not used (permanently set to 0)	
7	Not used (permanently set to 0)	

8-1-2 Counter Interrupt Mask Register

Table 8-2: Counter Interrupt Mask Register

bit	Description	
Oit	0	1
0	Counter A carry interrupt disabled	Counter A carry interrupt enabled
1	Counter A borrow interrupt disabled	Counter A borrow interrupt enabled
2	Counter B carry interrupt disabled	Counter B carry interrupt enabled
3	Counter B borrow interrupt disabled	Counter B borrow interrupt enabled
4	Undefined (permanently set to 0)	
5	Counter C borrow interrupt disabled	Counter C borrow interrupt enabled
6	Undefined (permanently set to 0)	
7	Undefined (permanently set to 0)	

8-1-3 Sensor Interrupt Mask Register

Table 8-3: Sensor Interrupt Mask Register

bit	Description	
Oit	0	1
0	ORG interrupt disabled	ORG interrupt enabled
1	EZ interrupt disabled	EZ interrupt enabled
2	INO interrupt disabled	IN0 interrupt enabled
3	MARK interrupt disabled	MARK interrupt enabled
4	Undefined (permanently set to 0)	
5	Undefined (permanently set to 0)	
6	Undefined (permanently set to 0)	
7	Undefined (permanently set to 0)	

8-1-4 Comparator Interrupt Mask Register

Table 8-4: Comparator Interrupt Mask Register

bit	Description	
Oit	0	1
0	P = Q interrupt disabled	P = Q interrupt enabled
1	P > Q interrupt disabled	P > Q interrupt enabled
2	Undefined (permanently set to 0)	
3	Undefined (permanently set to 0)	
4	Undefined (permanently set to 0)	
5	Undefined (permanently set to 0)	
6	Undefined (permanently set to 0)	
7	Undefined (permanently set to 0)	

8-2 Interrupt Flag Registers

8-2-1 Pulse Oscillation Interrupt Flag Register

Table 8-5: Pulse Oscillation Interrupt Flag Register

bit	Description	
Oit	0	1
0	Pulse output completion interrupt flag is OFF	Pulse output completion interrupt flag is ON
1	Error stop interrupt flag is OFF	Error stop interrupt flag is ON
2	Deceleration start point interrupt flag is OFF	Deceleration start point interrupt flag is ON
3	ISO-speed interrupt flag is OFF	ISO-speed interrupt flag is ON
4	Undefined (permanently set to 0)	
5	Maximum acceleration rate interrupt flag is	Maximum acceleration rate interrupt flag is
3	OFF	ON
6	Not used (permanently set to 0)	
7	Not used (permanently set to 0)	

8-2-2 Counter Interrupt Flag Register

Table 8-6: Counter Interrupt Flag Register

bit	Description	
OIL	0	1
0	Counter A carry interrupt flag is OFF	Counter A carry interrupt flag is ON
1	Counter A borrow interrupt flag is OFF	Counter A borrow interrupt flag is ON
2	Counter B carry interrupt flag is OFF	Counter B carry interrupt flag is ON
3	Counter B borrow interrupt flag is OFF	Counter B borrow interrupt flag is ON
4	Undefined (permanently set to 0)	
5	Counter C borrow interrupt flag is OFF	Counter C borrow interrupt flag is ON
6	Undefined (permanently set to 0)	
7	Undefined (permanently set to 0)	

8-2-3 Sensor Interrupt Flag Register

Table 8-7: Sensor Interrupt Flag Register

bit	Description	
Oit	0	1
0	ORG interrupt flag is OFF	ORG interrupt flag is ON
1	EZ interrupt flag is OFF	EZ interrupt flag is ON
2	INO interrupt flag is OFF	IN0 interrupt flag is ON
3	MARK interrupt flag is OFF	MARK interrupt flag is ON
4	Undefined (permanently set to 0)	
5	Undefined (permanently set to 0)	
6	Undefined (permanently set to 0)	
7	Undefined (permanently set to 0)	

8-2-4 Comparator Interrupt Flag Register

Table 8-8: Comparator Interrupt Flag Register

bit	Description	
Oit	0	1
0	P = Q interrupt flag is OFF	P = Q interrupt flag is ON
1	P > Q interrupt flag is OFF	P > Q interrupt flag is ON
2	Undefined (permanently set to 0)	·
3	Undefined (permanently set to 0)	
4	Undefined (permanently set to 0)	
5	Undefined (permanently set to 0)	
6	Undefined (permanently set to 0)	
7	Undefined (permanently set to 0)	

9. Status Registers

Status registers consist of a main status i.e. operation status and interrupt status that can be read in Table 2-1 Address Allocation Table and an auxiliary status that sets the register selector and then reads using read data 1 to 3.

9-1 Main Status

9-1-1 Operation Status

The operation status register shows the most comprehensive status of the LSI. The status contents include the pulse output condition, the pulse output end condition, and whether interrupt is used or not.

Description bit 0 Operating Stopping Not accelerating Accelerating 1 Not decelerating Decelerating 3 Undefined (permanently set to 0) Error flag is OFF 4 Error flag is ON 5 Stop flag is OFF Stop flag is ON 6 Interrupt flag is OFF Interrupt flag is ON CLR is ON 7 CLR is OFF

Table 9-1: Operation Status

9-1-2 Interrupt Status

The interrupt status register allows you to identify the group to which the current interrupt belongs. Detailed interrupt factors can be identified by reading the interrupt flag register.

bit	Description	
on	0	1
0	Pulse oscillation interrupt flag is OFF	Pulse oscillation interrupt flag is ON
1	Counter interrupt flag is OFF	Counter interrupt flag is ON
2	Sensor interrupt flag is OFF	Sensor interrupt flag is ON
3	Comparator interrupt flag is OFF	Comparator interrupt flag is ON
4	Not used (permanently set to 0)	
5	Not used (permanently set to 0)	
6	Not used (permanently set to 0)	
7	Not used (permanently set to 0)	

Table 9-2: Interrupt Status

9-1-3 Interrupt Axis Status

The interrupt axis status allows you to identify which axis is generating an interrupt.

Description bit 0 Axis #linterrupt flag is ON Axis #1interrupt flag is OFF Axis #2 interrupt flag is OFF Axis #2 interrupt flag is ON Axis #3 interrupt flag is OFF Axis #3 interrupt flag is ON 3 Axis #4 interrupt flag is OFF Axis #4 interrupt flag is ON Axis #5 interrupt flag is OFF Axis #5 interrupt flag is ON 4 Axis #6 interrupt flag is ON 5 Axis #6 interrupt flag is OFF Axis #7 interrupt flag is OFF Axis #7 interrupt flag is ON 6 Axis #8 interrupt flag is OFF Axis #8 interrupt flag is ON

Table 9-3: Interrupt Axis Status

.Axes #1 to #4 for X7043; axes #1 to #2 are for X7023.

9-2 Auxiliary Status

9-2-1 Sensor Status

The sensor status registers allow you to read the conditions of the sensor input in real time. It is a 2-byte, individually read register. When the register selector shown in Table 2-1 Address Allocation Table is written, read data 1 allows the reading of the status of \overline{ALM} , and read data 2 allows the reading of the status of \overline{ALM} , and read data 2 allows the reading of the status of \overline{ALM} , \overline{ALM} , \overline{ALM} , and read data 2 allows the reading of the status of \overline{ALM} , \overline{ALM} ,

Table 9-4: Sensor Status 1

bit	Description		
Oit	0	1	
0	+EL is OFF	+EL is ON	
1	-EL is OFF	-EL is ON	
2	ALM is OFF	ALM is ON	
3	Not used (permanently set to 0)	Not used (permanently set to 0)	
4	Not used (permanently set to 0)	Not used (permanently set to 0)	
5	Not used (permanently set to 0)	Not used (permanently set to 0)	
6	Not used (permanently set to 0)		
7	Not used (permanently set to 0)		

Table 9-5: Sensor Status 2

bit	Descr	Description				
	0	1				
0	ORG is OFF	ORG is ON				
1	EZ is OFF	EZ is ON				
2	+SLD is OFF	+SLD is ON				
3	-SLD is OFF	-SLD is ON				
4	INP is OFF	INP is ON				
5	MARK is OFF	MARK is ON				
6	Not used (permanently set to 0)					
7	Not used (permanently set to 0)					

9-2-2 Normal Stop Factor Status

The normal stop factor status register allows you to identify the stop factor when the stop flag of the operation status is ON and the error flag of the operation status is OFF. The stop is due to the completion of the return-toorigin operation if ORG and EZ are ON, and due to the deceleration stop by the sensor if +SLD or -SLD is ON.

Table 9-6: Normal Stop Factor Status

bit	Description					
	0	1				
0	ORG is OFF	ORG is ON				
1	EZ is OFF	EZ is ON				
2	+SLD is OFF	+SLD is ON				
3	-SLD is OFF	-SLD is ON				
4	Not used (permanently set to 0)					
5	Not used (permanently set to 0)					
6	Not used (permanently set to 0)					
7	Not used (permanently set to 0)					

9-2-3 Error Stop Factor Status

The error stop factor status register allows you to identify the stop factor when both the stop and error flags of the operation status are ON.

Table 9-7: Error Stop Factor Status

bit	Description					
	0	1				
0	+EL is OFF	+EL is ON				
1	-EL is OFF	-EL is ON				
2	ALM is OFF	ALM is ON				
3	Not used (permanently set to 0)					
4	Not used (permanently set to 0)					
5	Not used (permanently set to 0)					
6	Not used (permanently set to 0)					
7	Not used (permanently set to 0)					

9-2-4 General-Purpose Input Status

The general-purpose input status register allows you to identify the conditions of the $\overline{\text{IN0 to 7}}$ inputs in real time.

Table 9-8: General-Purpose Input Status

bit	Description				
Oit	0	1			
0	IN0 is OFF	INO is ON			
1	IN1 is OFF	IN1 is ON			
2	IN2 is OFF	IN2 is ON			
3	IN3 is OFF	ĪN3 isON			
4	IN4 is OFF	IN4 is ON			
5	IN5 is OFF	IN5 is ON			
6	IN6 is OFF	IN6 is ON			
7	IN7 is OFF	IN7 is ON			

9-2-5 Comparator Status

The comparator status shows the result of comparison between the P and Q inputs set with the comparator control mode setting register.

Table 9-9: Comparator Status

bit	Description					
	0	1				
0	P is not equal to Q	P = Q				
1	P is not larger than Q	P > Q				
2	Not used (permanently set to 0)					
3	Not used (permanently set to 0)					
4	Not used (permanently set to 0)					
5	Not used (permanently set to 0)					
6	Not used (permanently set to 0)					
7	Not used (permanently set to 0)					


10. Application Example


10-1 Initial Setting

After power ON resetting, the eight initial setting registers must be set once. They do not need to be set in any particular order.

Pulse output initial setting D7 D6 D5 D4 D3 D2 D1 D0 Write 50h in address 0 0 -Set to 0.5-pulse idling. -+direction is set to CW pulse output. Set to 2-clock method. -Operation completion flag is set ON Write 80h in address 1 when positioning completes. (Imposition validated.) Encoder input initial setting D2 D1 Write 51h in address 0 0 0 0 0 0 0 EA and EB inputs are set to 2-phase clock with x4 multiplication. Write 01h in address 1 Counter A initial setting D6 D5 D4 D3 D2 D1 D0 Write 52h in address 0 0 1 1 0 0 0 1 0 Counter A is set to a current _position counter using the $\overline{\sf EA}$ and EB inputs. -Absolute value counting is set. Write 64h in address 1 32-bit mode is set. Counter B initial setting D5 D3 D2 D1 D0 D6 D4 0 0 0 0 1 0 1 Write 53h in address 0 Counter B is set to a deviation counter using the EA and EB inputs and internally oscillated pulse. 2 complement counting is set. 24-bit mode is set. Write 15h in address 1

Figure 10-1: Initial Setting Flow Chart (for Axis #1)






10-2 Control Mode Setting

After the power ON resetting, the control mode must be set at least once before starting the drive. There is no particular setting order, but you should change the operation mode setting register before setting the R₁ register and the R₈ register. Resetting is not required unless the control mode is to be changed.


Figure 10-2: Control Mode Setting Flow Chart (for Axis #1) Write 60h in address 0Operation control mode setting D6 D5 D4 D3 D2 D1 D0 Write 30h in address 1 0 0 0 0 Sync start control is disabled. Deceleration start point automatic calculation mode is set. Interpolation control is disabled. Write 61h in address 0 S-shaped acceleration/deceleration mode is set. S-shaped acceleration/deceleration shape is set to sine. Counter A control mode setting D7 D6 D5 D4 D3 D2 D1 D0 Write 00h in address 1 0 0 0 0 0 0 0 Automatic clear after error stop is disabled. Automatic clear after normal stop is disabled. Write 62h in address 0


X7083, X7043 and X7023 47




10-3 Parameter Setting

Among the parameter setting registers, the output pulse count setting register (R_1) , the deceleration start point setting register (R_2) , and the linear interpolation base setting register (R_8) should be set immediately before writing the drive command. This section describes the frequency multiplication ratio setting register (R_0) , the startup frequency setting register (R_3) , the maximum frequency setting register (R_4) , the acceleration rate setting register (R_5) , the deceleration rate setting register (R_6) , and the S-shaped acceleration/deceleration section setting register (R_7) . These registers must be set at least once after the power ON resetting, but the parameters that have not changed since then need not be set again. Also, the S-shaped acceleration/deceleration section setting register (R_7) need not be set when the S-shaped acceleration/deceleration are not used.








10-4 Index Drive

This section takes the index drive of an independent axis as an example. As the drive is performed in the S-shaped acceleration/deceleration and deceleration start point automatic calculation modes, the acceleration rate (R₅) and deceleration rate (R₆) should be set to identical values. The end of operation is confirmed by polling the status.

Initial setting See Figure 10-1 Initial Setting Flow Chart Control mode setting See Figure 10-2 Control Mode Setting Flow Chart Parameter setting See Figure 10-3 Parameter Setting Flow Chart Output pulse count (R_1) setting Write 01h in address 0 Set value 0186A0h = 100,000 pulseWrite OAh in address 1 Write 86h in address 2 Write 01h in address 3 Operation status D6 D5 D4 D3 D2 D1 D0 Read operation status in ? Read of address 7 0: Operation completing flag OFF. 1: Operation completing flag ON. Drive will not start while the operation complete flag is ON.

Figure 10-4: Index Drive Flow Chart (for Axis #1)



10-5 Return-to-Origin Operation


While there are a large number of patterns for the return-to-origin sequence, the description in this section will take the following sequence and condition as an example. Figure 10-6 Index Drive Flow Chart (for Axis #1) shows the flow after the initial setting and parameter setting have completed.


Primary operation (between +EL and ORG) Primary operation (between +EL and \overline{ORG}) High-speed movement in the -direction. High-speed movement in the -direction. Deceleration and stop occur when ORGI goes ON. Immediate stop occurs when -EL goes ON. ORG -EL -EL ORG +EL Stops for 3 seconds and then proceeds to the secondary operation. Secondary operation ${\tt Constant\text{-}speed\ mo} \underline{{\tt vem}} \underline{{\tt ent}\ in\ the\ +} \underline{{\tt direction}}.$ Stop occurs when ORG changes from ON to OFF. ORG Tertiary operation Constant-speed movement in the -direction. Stop occurs when ORGI goes ON and then EZ goes ON. ORG Stop


Figure 10-5: Index Drive Flow Chart


ORG

Figure 10-6: Index Drive Flow Chart (for Axis #1)









10-6 Linear Interpolation Drive

This LSI is capable of multi-axial linear interpolation between axes #1 to #4, but also between multiple chips. Make the connections shown in the following figure to perform linear interpolation between multiple chips. However, X7083 cannot perform linear interpolation between multiple chips.

10-6-1 Hardware Note

To perform linear interpolation using multiple numbers of this LSI, interconnect the SYNC and CP0 to 3 terminals as shown in Figure 10-7.

X7043

X7043

CPO
CP1
CP2
SYNC CP3

X7043

X7043

X7043

X7043

CPO
CP1
CP2
SYNC CP3

SYNC CP3

Figure 10-7: Linear Interpolation Connection Scheme

10-6-2 Flow of Linear Interpolation Drive

To drive multiple axes with linear interpolation, the frequency multiplication ratio (R_0) , startup frequency (R_3) , maximum frequency (R_4) , acceleration rate (R_5) , deceleration rate (R_6) , and S-shaped acceleration/deceleration section (R7) parameter registers of all axes should be set to identical settings. The output pulse count registers (R_1) should be set to the respective movement amounts (pulse counts) of the axes, and the linear interpolation base setting register (R_8) should be set to the output pulse count of each axis at the maximum movement amount (pulse count) for all axes. In the deceleration start point manual setting mode, the deceleration start point registers (R_2) should be set for all axes at the value calculated based on the axis with the largest movement amount.

The following figure shows the flow chart after the initial setting and parameter settings.







Figure 10-8: Linear Interpolation Drive Flow Chart (for X and Y Axes)







11. Electrical Characteristics

11-1 Absolute Maximum Rating (Vss = 0V)

Item	Symbol	Rating	Unit
Cumply voltage	V _{dd} INT	-0.3 to +4.6	V
Supply voltage	V _{dd} IO	-0.5 to +6.5	T v
Innut volto co	V _{IN}	$V_{dd}IO = 3.3 \text{ V} -0.3 \text{ to } V_{dd}IO + 0.3$	V
Input voltage	V IN	$V_{dd}IO = 5V$ -0.5 to $V_{dd}IO + 0.5$	
Input current	I_{IN}	± 10	mA
Output current	I_{O}	± 25	mA
Storage temperature	$T_{\rm stg}$	-65 to +150	

11-2 Recommended Operating Condition (Vss = 0V)

Item	Symbol	Rating	Unit
Supply voltage	V _{dd} INT	3.0 to 3.6	V
	V _{dd} IO	4.5 to 5.5 or 3.15 to 3.45	•
Ambient temperature	T _a	0 to +70	

11-3 DC Characteristics

11-3-1 DC Characteristics (VddIO = $5V \pm 10\%$, Ta = 0 to +70)

Item	Symbol	Condition	MIN.	TYP.	MAX.	Unit
High-level input voltage	V _{IH}		4.0			V
Low-level input voltage	V_{IL}				0.8	V
High-level input current	I _{IH}	V _{IH} = Vdd			10	μА
Low-level input current	I_{IL}		-10		10	^
	I IIL	$V_{IL} = Vss$	-200		-10	μΑ
High-level output voltage	V _{OH}	$I_{OH} = -8mA$	3.7			V
Tright-rever output voltage		$I_{OH} = -100 \mu A$	Vdd-0.2			•
Low-level output voltage	V _{OL}	$I_{OL} = 8mA$			0.4	V
Low-level output voltage		$I_{OL} = 100 \mu A$			0.2]
Output leak current	I_{OZ}	V _{OUT} = Vdd or Vss	-10		10	μA
Hysteresis voltage *1	V_{H}		0.2	0.3		V

^{*1} INP, ALM, +EL, -EL, +SLD, -SLD, ORG, EZ, IN0 to 7, CLRA, EA, EB, SYNC, MARK, CLK, RST, A0 to 4, CS, RD, and \overline{WR}

11-3-2 DC Characteristics (VddIO = $3.3 \text{ V} \pm 10\%$, Ta = 0 to +70)

Item	Symbol	Condition	MIN.	TYP.	MAX.	Unit
High-level input voltage	V_{IH}		2.0			V
High-level input voltage*1	Y IH		0.7 VddIO]
Low-level input voltage	$V_{\rm IL}$				0.8	V
Low-level input voltage*1	Y IL				0.3 VddIO	, v
High-level input current	I_{IH}	V _{IH} =Vdd			1	μA
Low-level input current	I_{IL}		-1			^
		$V_{IL} = Vss$	-200		-10	μA
High-level output voltage	V _{OH}	$I_{OH} = -8mA$	2.4			v
High-level output voltage*1	▼ ОН	$I_{OH} = -4mA$				v
Low-level output voltage	V_{OL}	$I_{OL} = 8mA$			0.4	v
Low-level output voltage*1	* OL	$I_{OL} = 4mA$			0.4	v
Output leak current	I_{OZ}	$V_{OUT} = Vdd \text{ or } Vss$	-1		1	μA
Hysteresis voltage *2	V_{H}		0.1	0.4		V
Static current consumption	I_{DDS}	$V_{IN} = Vdd \text{ or } Vss$			60	μA

^{*1} CP0 to 3

11-4 Switching Characteristics

11-4-1 CPU Interface (VddIO = $5V \pm 0.25 V$, VddINT = 3.3V, Ta = 0 to +70

Item	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock frequency	f_{CLK}				20	MHz
Clock period	t_{CLK}		50			ns
Clock Low duration	t_{PWL}		8			ns
Clock High duration	t _{PWH}		25			ns
Read address stable time	t _{AR}		10			ns
Read address retention time	t_{RA}		2			ns
Read pulse width	t _{RR}		13			ns
Data delay time	t _{RD}	CL = 100pF			15	ns
Data float delay time	t _{DF}	CL = 100pF			15	ns
Write address stable time	t_{AW}		0			ns
Write address retention time	t _{WA}		0			ns
Write pulse width	t_{WW}		13			ns
Data setting time	$t_{\rm DW}$		7			ns
Data retention time	$t_{ m WD}$		0			ns
Reset pulse width	t _{RST}		3t _{CLK}			ns
Reset operation time	t _{RSTM}				3_{tCLK}	ns

 t_{CLK} : Reference clock period (Min. 50 ns)


^{*2} INP, ALM, +EL, -EL, +SLD, -SLD, ORG, EZ, IN0 to 7, CLRA, EA, EB, SYNC, MARK, CLK, RST, A0 to 4, CS, RD, and WR

11-4-2	CPU Interface (VddIO = $3.3V \pm 0.15V$, VddINT = $3.3V$, Ta = $0 \text{ to } +70$)
--------	--	---


Item	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock frequency	f_{CLK}				20	MHz
Clock period	t_{CLK}		50			ns
Clock Low duration	t_{PWL}		12			ns
Clock High duration	t _{PWH}		21			ns
Read address stable time	t_{AR}		10			ns
Read address retention time	t_{RA}		0			ns
Read pulse width	t _{RR}		16			ns
Data delay time	t_{RD}	CL = 100 pF			20	ns
Data float delay time	t _{DF}	CL = 100 pF			19	ns
Write address stable time	t_{AW}		0			ns
Write address retention time	t_{WA}		0			ns
Write pulse width	t_{WW}		16			ns
Data setting time	t_{DW}		9			ns
Data retention time	t_{WD}		0			ns
Reset pulse width	t_{RST}		3t _{CLK}			ns
Reset operation time	t _{RSTM}				3t _{CLK}	ns

 t_{CLK} : Reference clock period (Min. 50 ns)


Clock




Read cycle



Write cycle




Reset cycle




11-4-3 Encoder Interface

Item	Symbol	MIN.	TYP.	MAX.	Unit
Edge interval when phase B edge occurs after phase A edge	t _{AB}	2.5t _{CLK}			ns
Edge interval when phase A edge occurs after phase B edge	t _{BA}	2.5t _{CLK}			ns
Edge interval when phase A edge occurs after phase A edge	t _{AA}	$2.5t_{\text{CLK}}$			ns
Edge interval when phase B edge occurs after phase B edge	t _{BB}	2.5t _{CLK}			ns


2-clock inputs




2-phase clock input





Encoder input count timing (when forward counting is set)













Downward counting




11-4-4 Input and Output Interface

Pulse output start

A sync start mode




Sync start mode




T: 1 period of startup frequency

Pulse stop

Setting for completing operation when the pulse output completes.



Setting of completing operation when the positioning has completed.




12. Lead-Free Specifications

Generally, reflow temperature increases when mounting components, using lead-free solder paste. Therefore, the package was designed to withstand a reflow temperature of 260 (max.). In addition, reflow is supported up to twice.

Figure 12-1: Lead-Free Specification

Lead-free site on package pin





Permissible Reflow Profile

This User's Manual describes information as of April 2005. To improve this product, its specifications are subject to change without notice.